The coherent type-1 feed-forward loop (X→Y→Z and X→Z, all activating) uses an AND gate at Z — requiring both X and Y to be active. This creates a sign-sensitive delay: Z only activates after Y builds up, filtering out brief signal pulses but responding to sustained signals.